and fast-switching speed are expected to achieve high efficiency and high-switching-frequency operation in three-phase voltage-source converters. In this letter, experimental measurements of MOS-FET switching behavior and losses in a mixed-technology (silicon MOSFET, silicon superjunction-MOSFET, and silicon carbide diode) three-level neutral-point-clamped phase-leg circuit are presented. The effects of superjunction MOSFETs' nonlinear output capacitance and silicon MOSFET intrinsic diode reverse recovery are identified, acting to limit the achievable switching speed and efficiency. A significant high voltage is observed across the superjunction MOSFET occurring under no-load conditions. This letter has revealed that the superjunction MOSFETs cannot be directly used in voltage-source converters (e.g., to replace IGBTs) to achieve higher switching speed due to its nonlinear output capacitance, which creates significant high voltage across the inner device and extra losses.
frequency below 20 kHz. In order to achieve a higher switching frequency, e.g., 100 kHz, for the purpose of significantly reducing the converter output filtering or driving ultrahigh speed electric machines, silicon (Si) MOSFETs with fast switching capability become a good candidate. In particular, superjunction (SJ) technology [4] has made the MOSFET of great interest here as low R DS(on) ratings, hence low conduction loss, are attainable for 600 V devices. With 600-V MOSFETs, in order to achieve 600-V dc-link voltage (380-V ac output), three-level neutral-point-clamped (NPC) converters can be adopted to leave 600-V voltage margin for each device.
Though SJ-MOSFETs can achieve low R DS(on) at high voltage (600 V), challenges are encountered when deploying them in voltage-source converters. First, their intrinsic diodes tend to exhibit adverse behavior and draw a very high-reverse recovery charge (Q rr ). Second, even with the diode behavior addressed, the output capacitance C oss still presents a difficulty. C oss is highly nonlinear [4] , increasing with reducing drainsource voltage. The physical structure of the SJ-MOSFET and the origin for the nonlinear capacitance have been explained in [5] and [6] . This nonlinearity is beneficial in single-ended applications [7] , as the self-discharge losses are low, e.g., in a single-phase power-factor-correction circuit. However, it is problematic in a voltage-source bridge leg (inverter) at the turnon of the complementary devices, introducing a severe high voltage across the SJ-MOSFET and extra losses, as shown in this letter. More importantly, this nonlinear capacitance effect is often hidden behind and confused with the reverse recovery effect of the SJ-MOSFETs' poor intrinsic diode. Its adverse effect is, therefore, sometimes not clearly addressed and the SJ-MOSFETs are suggested as a direct replacement for IGBTs for high-frequency operation [8] , [9] . Further, the worstcase scenario takes place at no-load conditions and cannot be easily identified under a full-load test. In particular, the topology studied in this letter, i.e., three-level NPC converter, which is the most promising topology for 380-V ac inverters using MOSFETs, the limiting factors for further improving the switching speed and reducing the switching loss are identified, and it has also been found that inner SJ-MOSFETs experience very high voltage when it is at OFF state (inactive) and under zeroload current. This letter will experimentally show the overvoltage caused by the SJ-MOSFET's nonlinear output capacitance and draw a conclusion that the SJ-MOSFETs cannot be directly deployed in voltage-source converters to achieve the expected high switching speed. 
II. DEVICE SELECTION AND PHASE-LEG CONFIGURATION
In order to adopt the 600-V MOSFETs for a 600-V dc-link voltage, a three-level NPC converter structure is used. The threelevel converter also benefits from reduced dv/dt and output harmonics. A phase-leg configuration of the three-level NPC converter is shown in Fig. 1(a) . It has been found in the literature [10] and [11] that the loss distribution among the devices (T1(D1)-T4(D4), D5, and D6) are not equal. For example, Fig. 1(b) shows the devices' loss distribution for an IGBT-based NPC inverter with fast recovery diode at a modulation index of 0.9, power factor of 0.8-and 20-kHz switching frequency [11] . Here, due to the symmetrical structure of the phase leg, only the losses of T1, D1, T2, D2, and D5 are needed to be analyzed. There are several noticeable characteristics in the loss distribution in Fig. 1(b) . First, the inner diode (D2) does not generate any reverse recovery loss. Second, the conduction loss of T2 is much higher than T1, especially at low modulation indexes. Therefore, the SJ-MOSFET with low R DS(on) is an ideal candidate here for T2 to reduce the conduction loss, and the poor reverse recovery characteristic of its intrinsic diode is not an issue, if used in this place for D2. Third, there is a diode reverse recovery loss in D1, which also increases for rectifier operation. Therefore, the SJ-MOSFET with poor intrinsic diode is not suitable here. A Si MOSFET with fast intrinsic diode can be used instead. Though, a normal Si MOSFET has a higher R DS(on) compared with the SJ-MOSFET, given the conduction loss (interval) of T1 is also lower, e.g., compared with T2, it is therefore not an issue here. For the clamping diode D5, there are significant reverse recovery losses. Therefore, a SiC-Schottky diode with zero-reverse recovery is used in this position. In summary, the A nominal current rating of 60 A is specified for the phase-leg circuit. The MOSFETs gate drivers are supplied with +10 and −5 V. The test circuit is operated in "double-pulse" mode [12] with an inductive load. A three-level NPC phase-leg test circuit has been designed and constructed to explore the performance of such device-topology combinations in detail. Fig. 2(a) shows the 3-D view of the test circuit layout and Fig. 2(b) shows the experimental setup. The circuit has been carefully designed to minimize the parasitic inductance in the commutation loop. The voltage is measured using differential voltage probes (25-and 100-MHz bandwidth) and the current is measured using Rogowski coil current probe.
III. EXPERIMENTAL INVESTIGATION OF SWITCHING PERFORMANCE
As discussed in [13] , a three-level NPC phase leg has four possible commutation paths. Due to symmetry, only two of these need to be considered: The "short" commutation between T1 and D5 (T1↔D5), and the "long" commutation between T3, D6 and D1, D2 (T3 + D6↔D2 + D1). The short and long commutation correspond to inverter and rectifier operations, respectively, as shown in Fig. 3 . A "double pulse" test has been carried out to test the switching performance of the three-level circuit. Fig. 4(a) shows the test results of turn-on of T1 (D5 turn-off), as shown for the "short" commutation in Fig. 3(a) . The total dc-link voltage is 600 V, i.e., V dc /2 = 300 V, zero load current, and the gate resistance R g (T 1) = 10 Ω. As seen during T1 turn-on, an approximately triangular pulse of current (I d (T 1 )) is supplied by T 1 to charge the drain-source (output) capacitance of T3. The majority of the charge required is supplied, while T1 (V ds (T 1 )) is still supporting the majority of the dc-link voltage, causing 450 μJ per cycle of "no-load" switching loss in T1, i.e., 45 W at 100 kHz. Furthermore, the rapid "snap-off" of this current causes an inductive overshoot to occur in the drain-source voltage of T3 (V ds (T 3)), reaching a peak of 450 V. Note that the inner device T3 is OFF while experiencing this high voltage. In Fig. 4 ,
is the drain current of the Si-MOSFET T1. V ds (T1) is the drain-source voltage of T1 and V ds (T3) is the drain-source voltage of the SJ-MOSFET T3. I load is the load current and E on is the turn-on energy of T1. As seen, the high voltage across T3 and the extra losses incurred in T1 due to the output capacitance of T3 (SJ-MOSFET) are the main issues for the circuit, even at zero-load current. As shown later on, the increase of switching speed by reducing the gate resistor of T1 will further exaggerate this problem. Fig. 5 shows turn-on of T1 at load current I LOAD = 58 A. The triangular pulse in the T1 current (I d (T1)) is again evident, superimposed upon the load current (58 A). Significant "overlap" losses occur as the current in T1 rises to its peak of 90 A. T1 turn-on losses (E on ) are 3.3 mJ under these conditions, which is excessive (330 W at 100 kHz) and not suitable for high-switching-frequency operations, and the high voltage experienced by T3 is still evident around 430 V.
To analyze the waveforms observed in Figs. 4 and 5, the commutation process (short commutation) is illustrated in Fig. 6 . In the commutation process, the phase-leg output voltage switches from middle level (half of dc-link voltage) to positive level (full dc-link voltage). The commutation process has been divided into four phases. In Phase I, as shown in Fig. 6(a) , the switching states are: T2, T3: ON, and T1: OFF. The load current (I load ) is supplied from the neutral point (O) through D5 and T2. The output voltage equals to dc-link neutral point (O) voltage. In this phase, the voltage across T3 and its output capacitance (C oss ) is zero, if the devices' voltage drop is neglected. In the next phase, as shown in Fig. 6(b) , T3 is turned OFF and T1 starts to turn ON. T1 takes over the current from D5 until reaching the load current level (I load ). Note that, in this phase, the voltage across T3 and its output capacitance is still zero, though T3 is OFF. The output voltage, therefore, still equals to the dc-link neutral point voltage.
In Phase III, the current flowing through T1 has reached the load current level and D5 is OFF. T1 will however continue to supply the charge of the output capacitance (C oss ) of T3 to raise the output voltage. This is why the current overshoot (triangle) is observed in I d (T1) as shown in Figs. 4 and 5. During this phase, the voltage across T1 is still high (half of the dc-link voltage, i.e., 300 V). Hence, the current overshoot causes significant turn-on loss in T1, e.g., 450 μJ in Fig. 4 . This current overshoot is sometimes misunderstood as due to the reverse recovery characteristic of the intrinsic diode of T3, where in fact the diode reverse recovery does not exist in this case. A further adverse effect of the output capacitance is that it is highly nonlinear and the snap-off of the charge current of it causes significant high voltage across T3, due to the stray inductance in the commutation loop of the circuit. The measurements presented above show that the critical limitation in the switching performance is the "snap-off" of the current pulse required to charge the output capacitance (C oss ) of T3, which causes the high voltage over T3. As given in [15] , this capacitance is highly nonlinear, falling by several orders of mag- nitude as V ds is increased from 0 to 650 V. The datasheet-derived C oss − V ds and Q oss − V ds profiles for the T2/T3 SJ-MOSFET devices are shown in Fig. 7 , showing that in excess of 1 μC must be supplied to raise V ds from 0 to 10 V [see Fig. 7(b) ]. The capacitance also drops dramatically from 300 to 0.3 nF and from 0 to 10 V in Fig. 7(a) . As seen in Fig. 7 , the output capacitance of the SJ-MOSFET (e.g., T3) at low voltage is very high. When the complementary (T1) device turns ON while T3 is at low voltage the nonlinear capacitance will source large current, hence, causing significant turn-on loss of T1. In addition, the capacitance drops down very quickly with the rise of voltage, as shown in Fig. 7 , causing a sharp snappy-off of charge current, which causes the large voltage overshoot across the inner device (T3).
The switching test waveforms shown before match the graphs in Fig. 7 very well. For example, as shown in Fig. 4 , the charge current flowing through T1 [I d (T1)] represents the amount of charge required to charge up the nonlinear capacitance of T3. Using a triangle approximation, the total charge (the charging current multiplied by time) in Fig. 4 is about 1.5 μC, which matches the data in Fig. 7(b) of 1.49 μC.
Tests have also been carried out to test the device performance under other switching transitions. Fig. 8(a) shows the turn-off of T1 in the "short commutation" at 300 V. As seen, the waveform is "clean" with minimal overvoltage and losses of 550 μJ at the load current of 60 A. Therefore, the turn-OFF of T1 is not an issue in this circuit.
In summary, in the "short" commutation, the turn-on loss of T1 and the high voltage across T3 are the main concern.
For the "long" commutation path given in Fig. 3(b) , Fig. 9 shows the turn-on of T3 under the same conditions with losses of 2.8 mJ due primarily to the reverse recovery of D1. Though the intrinsic diode (D1) of T1 MOSFET is a fast diode, the turnon loss of T3 is still significant (2.8 mJ under 60 A). The reverse recovery of T1's diode is also quite "snappy." The high transient di/dt causes voltage overshoot and exciting parasitic resonances shown in Fig. 9 .
T3 turn-off behavior is similar to that of T1, with comparable switching losses (550 μJ) at 60 A, but higher overvoltage across T3 due to greater parasitic inductance in the "long" commutation path. Here, the peak is around 430 V as shown in Fig. 10 .
In summary, in long commutation, the reverse recovery of T1's intrinsic diode is of primary concern with regard to both switching loss and dynamic behavior. It should also be noticed that, in practice, the inverter or rectifier will rarely work at unity power factor where the current and voltage are completely in phase. Therefore, the issues incurred for both the short and long commutation will appear in the circuit.
In order to reduce the switching loss, especially the turn-on loss of T1 as shown in Fig. 5 , attempts have been made to reduce the gate resistor of T1 (R g (T 1) ) to increase the switching speed in the short-commutation path. However, this has caused severe oscillation. To address the sustained high-frequency oscillation at T1 turn-on with lower R g values, a ferrite bead was inserted in series with R g as in [16] . This allowed R g to be reduced to 1 Ω. As R g is decreased, though T1 turn-on loss reduces, overvoltage across T3 at zero (load) current turn-on of T1 increases dramatically. Fig. 11 shows turn-on of T1 at 0 A, 300 V, and R g = 1 Ω. A peak of 659 V is observed across T3 accompanied by an extremely high dv/dt. Note that this exceeds the nominal 650 V rating of the T3 device. The dv/dt associated with this switching behavior is extreme, peaking at over 100 kV/μs. This causes a difference of around 25 V in the peak voltage measured using a 25-MHz differential probe (CH3) and a 100-MHz differential probe (CH4), as shown in Fig. 11 .
At 50-A load, the T3 overvoltage follows the trend observed in that occurring at zero-load current. Fig. 12 shows turn-on of T1 with a 1-Ω gate resistor. Turn-on losses of 1.36 mJ compared favorably to the 2.35 mJ, measured with a 10-Ω gate resistor, representing a 43% reduction. At 50-A load current, the peak voltage across T3 exceeds 500 V, which is far from ideal but lower than the no-load case of 659 V.
Further tests have been carried out with T1 gate resistor varying from 70 to 1 Ω with recorded T1 switching losses and overvoltage across T3 during T1 turn-on. Fig. 13(a) shows T1 turn-on and turn-off losses as a function of R g (T1) , while Fig. 13(b) illustrates how the peak voltage across T3 (for 0 and 50 A) varies with R g (T1) . As seen, although, the switching losses drop down with the reduced gate resistor, the overvoltage across T3 rises quickly below 30 Ω, i.e., 450 V at 10 Ω and 659 V at 1 Ω under no-load conditions. Therefore, the gate resistance R g (T1) needs to be kept at a relatively large value to limit the overvoltage at zero-load-current. As a result, a significant full-load switching loss penalty is incurred. The gate resistance R g (T1) has been further reduced to 0.5 Ω, which however leads to the failure of T3 during T1 turn-on. Based on the T3 peak voltage shown in Fig. 13(b) , a 10-Ω gate resistor is finally selected for T1 with expected T3 peak voltage of 450 V under no-load conditions. This is below the device rated voltage of 650 V and a safety margin of 200 V is reserved. Based on the measured switching energy with 10-Ω gate resistor and other device parameters, the average loss of each device and the converter efficiency have been calculated under various conditions as shown in Table I . The analytical averaged loss model is based on the equations given in [11] and [14] . The power losses are calculated at 50-A load current and 100-kHz switching frequency. As seen in the inverter mode under unity power factor, the main losses incur in T1 due to the charge of the T3 nonlinear output capacitance. In rectifier mode, the main losses incur in T2 (T3) due to the reverse recovery loss of the T1 MOSFET intrinsic diode (D1). The overall efficiency of the phase leg are 95.01% and 95.8% for inverter and rectifier operation at modulation index of 0.95, respectively. The efficiency may be acceptable for 100 kHz operation. However, the high voltage across the inner SJ-MOSFETs and the high dv/dt and di/dt caused by charging the SJ-MOSFET nonlinear output capacitance and the resultant EMI issues need to be taken into consideration in the design. McNeill et al. [17] has proposed a snubber circuit to address the nonlinear capacitance issue and diode reverse recovery to achieve 99% plus efficiency. However, the switching frequency is limited to around 20 kHz due to the losses of the snubber circuit.
IV. CONCLUSION
The experimental results presented in this letter show that, while on initial consideration, the application of silicon SJ-MOSFETs to high-frequency multilevel inverters may appear promising due to their low switching and conduction losses, but unfavorable dynamic interactions occur within the power circuit which greatly limits the achievable switching speed due to the nonlinear output capacitance of the SJ-MOSFETs. This in turn compromises the efficiency which may be achieved. The existence of overvoltage (e.g., 659 V with 1-Ω gate resistor) across devices and device failure is of concern for all applications, particularly since it occurs under light load conditions. The overvoltage issues as well as the oscillations (EMI) due to the nonlinear capacitance must be carefully considered in the design stage according to switching speed, dc-link voltage, parasitic inductance, etc. Potential solutions to mitigate the overvoltage issue include increasing the MOSFET gate resistance at the cost of increased switching loss, further reduction of parasitic inductance (may be very difficult), and using snubber inductors at the cost of extra components and losses. Novel converter topologies, techniques, and improvement on the SJ-MOSFETs device itself are needed to address the issues raised in this letter and fully exploit the advantages of SJ-MOSFETs in voltage-source inverters.
